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ABSTRACT: In this paper a new structure for a multiplying-by-two amplifier is proposed. It is implemented by 
switching MOS capacitors with floating sources from inversion into depletion dropping the capacitance values in the
amplification phase. Low-power is achieved since no operational amplifiers are required but, instead, simple source-
followers are used to provide the required isolation. Simulation results show that linearity levels better than 60dB and 
gain accuracies of better than 1.6% are achieved making this circuit well suited to be used in ultra low-power high-
speed 6-to-8 bits pipeline or multi-stage algorithmic ADCs. 
 
INTRODUCTION 
Next generation communications based on impulse 
radio Ultra-Wideband systems are targeted either for 
high data rate transfer or ultra-low power low data rate 
wireless sensor receivers [1]. In these applications, 
sampling-rates of the order of a few hundred of mega-
samples per second (MSPS) together with resolutions of 
about 6 bits are specified for the Analog-to-Digital 
Converters [2]. 
Pipeline ADCs can achieve very high-speeds with low 
power dissipation. However, their energy efficiency is 
much dependent on the optimum resolution-per-stage, 
on the scaling of the capacitance values and in the 
residue-amplifier topology used in the multiplying 
digital-to-analog converters (MDACs) of the pipeline 
stages. In closed-loop approaches, amplifiers with very 
high gain-bandwidth products have to be designed 
which dissipate a significant amount of power.  
Parallel pipeline ADCs have been used to achieve me-
dium resolutions at very high sampling rates [3, 4]. Also 
sharing some common blocks between two or more 
parallel ADCs, in a time-interleaved fashion can reduce 
the total power. The closed-loop multiply-by-two 
residue amplifiers usually integrated in the pipeline 
ADCs can be replaced by open-loop amplifiers [5, 6], 
reducing global size and power. However, it becomes 
mandatory to employ either digital gain-calibration [5] 
or employ replica circuits for implementing global-gain 
control techniques [7]. 
The work presented here, shows for the first time, a 
mul-tiply-by-two residue amplifier (MBTA) 
implemented by switching a MOS capacitor from 
inversion into depletion within a clock-cycle 
(parametric amplification) using a new MOSCAP 
parametric amplifier configuration, [8, 9]. This circuit is 
well suited for ultra low-power high-speed 6-to-8 bits 
pipeline or  multi-stage algorithmic ADCs. Moreover, 
low-power is achieved since amplifiers are no longer 
required in the high-frequency signal path, and just 
simple source-followers are used for isolation between 
stages. 
LOW-GAIN PARAMETRIC AMPLIFIER  
A MBTA can be implemented around a parametric 
MOS amplification configuration described in [8, 9] 
where a discrete-time amplifier was evaluated. In this 
amplifier, the gain is set through the reduction of the 
total equivalent gate capacitance of a single MOSCAP 
device, while maintaining the total gate charge between 
the sampling and the amplification phase. As explained 
in [8, 9], the capacitance reduction of a MOSCAP can 
be achieved by moving it from inversion into depletion, 
as result of changing the control voltage (Vcontrol) 
applied to the drain from the lower power supply 
voltage (VSS) to the positive power supply (VDD), as 
shown in Figs.1 (a) and (b). 
 
 
 
Fig. 1.(a) MOSCAP parametric amplifier;  
(b) MOSCAP implementation with floating source 
 
The MOS parametric amplifier (MPA) circuit operates 
as follows. During phase 1 the input signal is sampled 
by M1 and a corresponding charge is stored. 
Considering that, in 2 both gate charges remain 
constant (gates are floating), the gate voltage will 
change by a gain of, approximately, gboxio CCvv = , 
where Cox is the total gate-oxide capacitance and Cgb is 
the gate-bulk capacitance during the amplification phase 
[9]. 
The main differences of the basic MOSCAP structure 
used here from the one used in [8, 9] lies on the fact that 
2 half-sized MOSCAPs are used instead of a single one 
and, on the other hand, their short-circuited sources are 
left floating. 
The main advantage of this structure is that it decreases 
the total gate capacitance during the amplification phase 
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since half of the value is left floating. Hence, the total 
loading capacitance in 2 is reduced by half, and 
amplification gains above 4 (without load) can now be 
easily achieved with an nMOS-type MOSCAP 
(nMOSCAP) which is of paramount importance to 
allow the practical implementation of an overall gain of 
2 for a complete MBTA. A simulation of the obtainable 
gain is shown in Fig. 2 by electrical simulations of the 
circuit shown in Fig. 1.  
 
 
 
Fig. 2. Parametric amplifier gain as a function of the input 
DC level and without any  load. 
 
Fig. 2 also shows that the achieved gain depends on the 
common-mode level of the input voltage reflecting on 
how well the MOS device is in inversion state during 
the sampling phase. Therefore an appropriate DC level 
should be carefully chosen. Another problem to be 
solved is related with the existing DC level-shifting that 
occurs when an nMOSCAP (C1N) changes from 
inversion into depletion. To avoid this level rise (which 
tends to be higher than VDD) during the amplification 
phase, an additional pMOS-type MOSCAP 
(pMOSCAP), C2P, should be added as shown in Fig. 3 
in order to produce the opposite effect (negative DC 
level shifting). 
 
 
Fig. 3. CMOS discrete-time amplifier (MPA block) with 
output level shift control. 
 
A first-order charge redistribution analysis applied to 
the described MOS Parametric Amplifier (MPA), 
results in an equation for the output voltage 
approximately given by 
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where 2,111,1 φφ α NNCN CC ⋅= , 2,122,2 φφ α NP CC ⋅= , 2,13 φα NL CC ⋅= , 
2,141,2 φφ α NP CC ⋅=  and 321 αα ++=k .  
Parameter k models the gain reduction due to the load 
parasitic capacitance CL and C2P during phase 2. 
Parameter C1N  reflects the capacitance variation from 
phase 1 to phase 2 for C1N. Parameter 2 represents 
the relation between C2P, during phase 2, and C1N in 
phase 1. The remaining parameters 3 and 4 describe 
the ratio of CL and C2P in phase 2 with respect to the 
value of C1N during phase 2. 
Equation (1) demonstrates that, besides a desired 
multiplying factor, the output voltage has an offset 
component partially controlled by the pMOSCAP. It 
also shows that the load parasitic capacitance, CL affects 
the final gain of the circuit and the output offset level 
(depending on how the voltage is applied to CL during 
1, VCL,1). To reduce this loading capacitance effect, a 
simple source-follower can be inserted at the parametric 
amplifier output node. This source-follower is also 
useful to buffer the output when this amplifying stage is 
loaded by another circuit or amplifier. Next section will 
describe the design of a MBTA based on the CMOS 
discrete time amplifier represented in Fig. 3. 
 
MBTA CIRCUIT DESIGN 
Circuit architecture 
The proposed structure for the MBTA, represented in 
Fig. 4, comprises four single-ended MPA (n and p type 
respectively for the positive and negative signal paths) 
and two source-follower circuits. As stated before, these 
buffers are required to isolate the loading effect of the 
next stage (e.g., in a pipeline ADC). The schematic of 
each MPA block is depicted in Fig. 5.  
Moreover, a time interleaved operation is easily 
implemented due to the discrete-time nature of the 
proposed MPA, meeting the requirements for high 
speed operation. A replica-bias circuit which, will be 
described later is used to provide the required bias 
voltage, Vbias, for the pMOS current sources in the 
source-followers. 
 
 
Fig. 4. Four MPA connected in a time interleaved structure. 
 
The schematic of the MPA circuit shown in Fig. 5 
corresponds to the pmos version. During phase 1, the 
input signal is sampled into C1, the positive reference 
voltage (Vrefp) is sampled into C2. In the parametric 
amplification phase, 2, the capacitance values of C1 
and C2 decrease due to the change from inversion into 
depletion region and are connected to the source-
follower input for charge re-distribution. 
( Differential output ) 
MPA1  (p) MPA1 
          (n)       
MPA2 
 (p) 
MPA2 
         (n) 
Vinp Vinn 
Vop Von 
Replica Bias Circuit 
11 
2 2
Source-followers 
M1 M1 
Vbias 
M2 M2 
( Diff input p ) 
( Diff input n ) 
1 
2 
Vbias Vbias 
1 1 2 2 
1 
VSS 
Vo 
Signal parametric 
amplifier 
Level shift control
VDD VDD C1N C2P 
VrefnVi 
CL 
2 
2
1
(nM
O
SC
AP) 
(pM
O
SC
AP) 
G
ai
n 
Vin [V]0.06 0.3 0.54 0.78 1.02 
4 
3 
2 
1 
178
Authorized licensed use limited to: UNIVERSIDADE NOVA DE LISBOA. Downloaded on July 07,2010 at 12:54:00 UTC from IEEE Xplore.  Restrictions apply. 
Fig. 5.  Half MPA single-ended circuit (p version). 
 
Applying, to this MPA, the same methodology used for 
the parametric amplifier transfer function, results in a 
similar equation to (1) where a new factor appears to 
take into account the source follower gain (lower than 
one). Additionally, when considering a differential 
output voltage, the common-mode components present 
in (1) are removed, resulting in a final expression for 
the differential voltage, Vod, at the outputs of the source-
followers given by: 
 )V
k
(
gg
gV idnC
sbm
m
od
1
11
1 α
⋅
+
≈  (2) 
where 2,111,1 φφ α CC C ⋅= , 2,122,2 φφ α CC ⋅= , 2,13 φα CCL ⋅= , 
2,141,2 φφ α CC ⋅=  and 321 αα ++=k . Transconductances 
gm1 and gsb1 represent, respectively, the main and body-
effect transconductances of the main device of the 
source-follower (M1). 
In (2), it has been assumed that all MPAs have equally 
sized transistors and equal load capacitance from the 
source followers.  
Note that, due to the body-effect of the source-
followers, their gain is smaller than one. Hence, to 
compensate this effect the complete MBTA circuit 
transistors are adjusted and sized to have a gain factor 
precisely equal to two. 
Switches connected to the amplifier input and output 
signals are implemented with asymmetric transmission-
gates employing bulk-switching (ATG-BS), switches 
connected to the constant reference voltage (Vrefp,Vrefn, 
VDD, VSS) are simply MOS transistors. All switches 
connected to the input signal have dummy structures to 
reduce signal-dependent charge injection. 
Switches SWout1 and SWout2, are used to remove  any 
memory effects that might appear due to the interleaved 
operation. 
 
Replica-bias circuit output common-mode 
control 
Another important aspect is that the output common-
mode voltage (VCMO) at the outputs of the source-
followers can not vary too much in order, for example, 
to avoid DC accumulation errors in subsequent stages 
(e.g.,  again in a pipeline ADC). A replica-bias circuit as 
the one depicted in Fig. 6 is used to guarantee that 
VCMO is restored at the MBTA output and adjusted to 
a proper value against process and supply variations.  
It comprises two time-interleaved MPAs connected to a 
same replica source-follower. The average voltage at 
the buffer output is set and controlled by a negative 
feedback loop which includes a very simple amplifier. 
The objective is to replicate the operation of the 
differential MPA and controlling the common mode 
voltage present at the MPAs buffers outputs through a 
biasing voltage Vbias. As referred before, stabilizing the 
output common-mode component at the outputs of each 
stage prevents DC accumulation along the pipeline. 
Note that the OTA used here does not need a high 
bandwidth since it is not inserted in the main signal 
path. Therefore it can be designed with minimum 
biasing current (20µA was used). 
 
Fig. 6.  Replica bias block used to generate Vbias for the 2 
source-followers used in the MBTA block. 
 
For an input differential signal full-scale swing of 400 
mVp-p, Vrefp of 1V and Vrefn of 0V, the values of 0.4V 
and 0.7V were found to be optimal for the common 
mode components Vcmon and Vcmop, respectively. 
 
SIMULATED RESULTS 
The proposed parametric amplifier based MBTA circuit 
was designed and simulated at transistor level in a 
standard 130 nm CMOS technology. The simulation 
was performed in Spectre/Cadence electrical simulator 
using BSIM3v3 CMOS model. Fig. 7 displays the 
differential signal present at the MBTA output when a 
differential signal of 10MHz and 190mVp-p is injected 
at the input. The overall MBTA circuit is sampling the 
input signal at 100MHz. A gain error of 1.62% error 
was obtained for typical conditions, with is compatible 
to a 7bit level accuracy. 
The output signal spectrum is represented in Fig. 8. It is 
based in a 512-bin FFT (coherent sampling) of the 
amplifier output when a sampling frequency of 
100.0448MHz is used and a 10.388MHz input 
differential signal of 190mVp-p is injected at the input. 
A load capacitance of 250fF was considered at the 
amplifier output node. Simulations results exhibit a 
THD better than -60dB.  
 
To Source 
follower 
Voutp
Vinp 
ATG-BS : Transmission gate with bulk 
switching and dummy structures 
Signal  amplifier 
Vrefn
Level shift control 
1 2 
ATG-BS  
1 
1 
SWout1 
VDD 
(nMOSCAP) 
(pMOSCAP) 
Vrefp 
MPA    ( pmos version ) 
2 
2 
1 
ATG-BS  
2 
ATG-BS  
2
ATG-BS  
2 
VDD 
Sw1 
C1 
C2 
SWout2 
MPA 
replica 
MPA 
replica 
+ 
-
OTA 
Vbias
2 
1 
Vcmop 
0.7V
Vcmo
n M1 
M2 
Source Follow
er
OTA 
 0.7V 
pmos Miller cap. 
179
Authorized licensed use limited to: UNIVERSIDADE NOVA DE LISBOA. Downloaded on July 07,2010 at 12:54:00 UTC from IEEE Xplore.  Restrictions apply. 
 
 
Fig. 7 .Differential output and input of the MBTA. 
 
The complete circuit dissipates only 1mW (RMS; 
VDD=1.2V) in typical conditions which indicates the 
power efficiency achieved by the proposed MBTA 
circuit topology. Table 1 summarizes the simulated 
results. 
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Fig. 8.  Simulated FFT spectrum of the output signal for the 
proposed MBTA circuit operating at 100MHz for 10MHz 
input signal. 
 
TABLE 1: Summary of the MBTA performance 
Item Value 
Technology 130 nm CMOS 
Supply voltage 1.2 V 
RMS Power dissipation per comparator 
@ Fs=100MS/s < 1mW 
THD (Fin=10MHZ) @ FS=100MS/s < -60dB 
Gain-error 1.62% 
 
CONCLUSIONS 
In this paper a new structure for a MBTA was proposed. 
It is implemented by switching MOS capacitors with 
floating sources from inversion into depletion dropping 
the capacitance values in the amplification phase. Low-
power is achieved since no operational amplifiers are 
required but, instead, simple source-followers were used 
to provide the required isolation. Simulation results 
show that linearity levels better than 60dB and gain 
accuracies of better than 1.6% were achieved making 
this circuit well suited to be used in ultra low-power 
high-speed 6-to-8 bits ADCs. 
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